


Systematic CXL Memory Characterization and Performance Analysis at Scale



Jinshu Liu, Hamid Hadian, Yuyue Wang, Daniel S. Berger*, Marie Nguyen†, Xun Jian, Sam H. Noh, Huaicheng Li

Heterogenous CXL Latency and Bandwidth

800 | Local | CXL | CXL | CXL + NUMA | CXL + Switch | CXL + Switch

CXL Latency CDF (Pointer Chase)

CXL introduces diverse and higher latency, what is the performance implication of CXL memory across CXL devices, processors, and workloads at scale?

Research Questions:

Is CXL latency as stable/predictable as regular DRAM?
How does CXL latency affect workload performance?
How does CXL latency affect CPU pipeline (e.g., prefetching)?

Melody Overview

A comprehensive framework for CXL characterization and analysis

265 workloads across 4 CXL devices under 7 memory latency levels on 5 processors

- 1. Unstable and unpredictable latency introduced by CXL µs-scale memory tail latency even when bandwidth is not saturated
- 2. Extensive CXL characterization across diverse workloads


 Quantitative slowdowns due to latency or bandwidth boundness
- 3. SPA: A simple and accurate performance analysis approach

9 CPU counters for accurate slowdown estimation (<5% inaccuracy for over 95% workloads)


Dissect the root causes of CXL slowdown

Disclose CPU prefetching inefficiency

CXL Tail Latency



Workload Characterization on CXL




The bandwidth limitation on CXL causes some workloads with high slowdown. The performance gap between CXL(-D) and NUMA diminishes due to its higher bandwidth even though its latency is worse.


CXL memory can be used as a viable alternative to NUMA memory


SPA: Stall-based CXL Performance Analysis


1. Workload slowdown breakdown




2. CXL slowdown for real-world workloads








3. Cache slowdown reasoning



4. Dynamic slowdown



More in the paper

